A 20Gb/s 136fJ/b 12.5Gb/s/μm On-Chip Link in 28nm CMOS
نویسندگان
چکیده
A high data rate, low power on-chip link in 28nm CMOS is presented. It features a double-sampling receiver with dynamic offset modulation and a capacitively-driven transmitter. The functionality of the link was validated using 4-7mm minimum-pitch on-chip wires. It achieves up to 20Gb/s of data rate (13.9Gb/s/μm) with BER< 10−12. It has better than 136fJ/b of power efficiency at 10Gb/s. The total area of the transmitter and receiver is 1110μm.
منابع مشابه
A 25Gb/s 170μW/Gb/s Optical Receiver in 28nm CMOS for Chip-to-Chip Optical Communication
A low-power high-speed optical receiver in 28nm CMOS is presented. The design features a novel architecture combining a low-bandwidth TIA front-end, double-sampling technique and dynamic offset modulation. The low-bandwidth TIA increases receiver’s sensitivity while adding minimal power overhead. Functionality of the receiver was validated and the design is compared with a conventional 3-stage ...
متن کاملA Fully Integrated Range-Finder Based on the Line-Stripe Method
In this paper, an imaging chip for acquiring range information using by 0.35 μm CMOS technology and 5V power supply has been described. The system can extract range information without any mechanical movement and all the signal processing is done on the chip. All of the image sensors and mixed-signal processors are integrated in the chip. The design range is 1.5m-10m with 18 scales.
متن کاملISSCC 2008 / SESSION 5 / HIGH - SPEED TRANSCEIVERS / 5 . 3 5 . 3 A 20 Gb /
The ever growing volume of backplane communications pushes the data rate toward 20Gb/s for the next-generation transceivers. Over the years, chip designers have been seeking different data formats to overcome the loss of electrical channels. Among the existing solutions, duobinary signaling manifests itself in bandwidth efficiency as (1) its spectrum occupies only half as wide as that of NRZ da...
متن کاملISSCC 2006 / SESSION 28 / WIRELINE BUILDING BLOCKS / 28.9 28.9 A 20Gb/s 1:4 DEMUX without Inductors in 0.13μm CMOS
In recent years, high-speed communication systems beyond 10Gb/s have been realized in CMOS technology. A 40Gb/s transmitter including the MUX has been developed in 0.13μm CMOS [1], and a 40Gb/s MUX/DEMUX in 90nm CMOS has been reported [2]. These circuits extend the bandwidth with inductive peaking for 40Gb/s operation. They use supply voltages that exceed the logic supplies used in these techno...
متن کاملCMOS Circuits for VCSEL - Based Optical
Electrical IO is becoming limited by copper interconnect channel losses that depend on frequency and distance. Package-to-package optical interconnects see negligible frequency-dependent channel losses, but data rates are limited by the intrinsic optical dynamics and electrical parasitics of the optical devices. This thesis presents 90nm CMOS front-end circuits which apply techniques to operate...
متن کامل